Abstract: N-continuous orthogonal frequency division multiplexing is a precoding technique that achieves a lower-sidelobe transmission signal. However, the precoding method requires a wide dynamic range arithmetic. This study proposes a novel decomposition of the precoder matrix of Ncontinuous OFDM for a low-end field-programmable gate array (FPGA) without DSP blocks. Results of numerical experiments and a test design confirm that the singular value decomposition is suitable for FPGA implementation. 
Introduction
Orthogonal frequency division multiplexing (OFDM) has been adopted in several telecommunications technologies owing to the advantages of fast data transmission and robustness against multipath fading. However, one problem associated with OFDM is that high sidelobes arise from the discontinuity between adjacent OFDM symbols. Various methods of sidelobe suppression have been proposed [1, 2, 3, 4] including N-continuous OFDM [5] , that is a precoding technique in which the OFDM symbols are continuously connected with higher-order derivatives. This technique does not require an extended guard interval nor the insertion of a wide guard band or cancellation carriers.
The size of the precoder matrix of N-continuous OFDM is very large, so it causes huge computational complexity. For its implementation, Ref. [5] has proposed a simple matrix decomposition from the definition of the precoder matrix and it reduce the computational complexity drastically. In the conventional decomposition, however, the matrix elements actually represent a wide dynamic range, and the precoding requires floating-point arithmetic, which consumes a large number of slice resources on a field-programmable gate array (FPGA). Although a DSP block in an FPGA performs the floating-point arithmetic without other resource consumption, there are only a few DSP blocks in a low-end FPGA device, and these blocks should be available for other functional blocks such as the fast Fourier transform and finite impulse response filters. So a narrow dynamic range and fixed-point arithmetic are suitable for a low-end FPGA.
This paper proposes a novel decomposition of the N-continuous OFDM precoder matrix and clarify the matrix decomposition suitable for a low-end FPGA without DSP blocks. In section 2, we explain N-continuous OFDM and its precoder matrix. In section 3, we mention the conventional decomposition and our proposed decomposition of the precoder matrix. In section 4, we analyse and evaluate the proposed decomposition on an FPGA implementation without DSP blocks. In section 5, we conclude this paper.
N-continuous OFDM
The key idea of N-continuous OFDM is precoding the set of transmit symbols in each OFDM symbols such that the baseband-equivalent OFDM signal becomes N-continuous. The ith N-continuous OFDM symbol s i ðtÞ satisfies (1) and (2),
where d i;k are the results of precoding information symbols d i;k 2 C (C is a symbol constellation), K ¼ fk 0 ; . . . ; k KÀ1 g is a set of data subcarrier indices, K is the number of data subcarriers, T s is the OFDM symbol duration, T g is the guard interval length, and N is the derivative order. The constraints can be expressed in matrix form as 
Here,
where
represents the Moore-Penrose pseudoinverse of AÈ. This precoding satisfies (1) and (2), and the correction symbol w i ¼ ½w i;k 0 ; . . . ; w i;k KÀ1 T has the smallest power in a Euclidean sense. The K Â K matrix P is referred to here as precoder matrix.
Matrix decompositions
The computational complexity of (6) is OðK 2 Þ in multiplications due to the size of the precoder matrix P, which results in an enormous computational load. To solve this problem, Ref. [5] has proposed a matrix decomposition of the precoder based on the definition (7), such as
and the calculation formula (6) is rewritten as
This decomposition is referred to here as D1. Using this decomposition, the complexity of (6) is reduced to OðKNÞ from OðK 2 Þ because the sizes of P 1 and P 2 are K Â ðN þ 1Þ and ðN þ 1Þ Â K, respectively. D1 can reduce the computational complexity drastically because N ( K is an enough choice to achieve sidelobe suppression. For example, the computational load reduces to 1.3% of that under the conditions in Ref. [5] : K ¼ 300 and N ¼ 3. However, P 1 and P 2 have wide dynamic ranges compared with P, as shown in Fig. 1 of the next section. P 1 and P 2 are constructed by A whose elements are integers ranging from 1 to ðK=2Þ N , so these matrices represent wide dynamic ranges. The wide dynamic range requires floating-point arithmetic, which consumes a large number of slice resources on an FPGA implementation. So a narrow dynamic range and fixed-point arithmetic are suitable for a low-end FPGA.
Therefore, another decomposition of the precoder matrix should be considered for a narrow dynamic range. We here propose a novel decomposition by applying singular-value decomposition (SVD) [6] for a general precoder matrix. Firstly, P can be decomposed by SVD as
where U and V are the K Â K matrices, AE is the K Â K diagonal matrix containing the singular values of P in non-increasing order along its diagonal, and the first N þ 1 diagonal elements are all equal to one and the remaining K À N À 1 diagonal elements are all equal to zero, that is,
Because P is idempotent (P ¼ P 2 ) and Hermitian (P ¼ P H ), we can express the precoder (11) as of all the elements of the matrices P 1 , P 2 and S along with P under the condition described in Ref. [5] :
From these figures, we see that the dynamic ranges of S are narrower than those of P 1 and P 2 . This indicates that D2 is better than D1 for implementing the precoding using fixed-point arithmetic on an FPGA. Next, we conducted numerical experiments and evaluated the performances of the proposed decomposition of K ¼ 180; 300, respectively. Fig. 2 show the power spectral density (PSD) and the symbol error rate (SER) in the additive white Gaussian noise channel using floating-point and fixed-point. We considered 32-bit fixed-point ("Fix32"), 16-bit floating-point ("Float16"), and 16-bit fixed-point ("Fix16") arithmetics for a multiply-and-accumulation (MAC) operation. The "Ideal" results are those of a normal numerical experiment of N-continuous OFDM obtained using MATLAB (double-precision floating-point arithmetic). Fig. 2(a) shows that when using "Fix32", the SER of D2 is identical to that of D1, but Fig. 2(c) shows the PSD of D2 is superior to that of D1. For "Float16" and "Fix16", D2 is superior to D1 in terms of both the PSD and SER. These results are influenced by the narrow dynamic range of D2. Fig. 2(b) and Fig. 2(d) shows the same results as Fig. 2 when using "Fix16" and "Fix32". For "Float16", the SER of D2 is identical to that of D1, but the PSD of D2 is superior to that of D1.
Lastly, we implemented precoding of N-continuous OFDM on an FPGA without DSP blocks and evaluated the circuit scale and the power consumption on Xilinx ISE 14.7. The target device was Xilinx Spartan-6 family. Table I(a) shows the report of the design implementation for K ¼ 300 and N ¼ 3. Memory including the value of the precoding matrix is placed outside the FPGA. The circuit scale for "Fix16" was smaller than other designs, for example, the occupied slices for "Fix16" was found to be 41.7% of that for "Float16" and 32.3% of that for "Fix32". Table I (b) shows the power dissipation of the designs running at 50 MHz.
The circuit scale for "Fix16" consume less power than other designs, for example, the total power consumption for "Fix16" was found to be 63.2% of that for "Float16" and 46.8% of that for "Fix32". D2 is capable of implementing design for "Fix16". These results verify that D1 is effective for implementing N-continuous OFDM on a low-end FPGA.
Conclusion
We have proposed a novel decomposition of the precoder matrix of N-continuous OFDM for FPGA implementation. The SVD method was confirmed to allow precoding with a narrow dynamic range and is suitable for implementation on a low-end FPGA. 
